Using Multithreaded Techniques to Mask Memory Latency on FPGA Accelerators
نویسنده
چکیده
OF THE DISSERTATION Using Multithreaded Techniques to Mask Memory Latency on FPGA Accelerators
منابع مشابه
FPGA-based Multithreading for In-Memory Hash Joins
Large relational databases often rely on fast join implementations for good performance. Recent paradigm shifts in processor architectures has reinvigorated research into how the join operation can be implemented. The FPGA community has also been developing new architectures with the potential to push performance even further. Hashing is a common method used to implement joins, but its poor spa...
متن کاملPerformance of Multithreaded Chip Multiprocessors and Implications for Operating System Design
We investigated how operating system design should be adapted for multithreaded chip multiprocessors (CMT) – a new generation of processors that exploit thread-level parallelism to mask the memory latency in modern workloads. We determined that the L2 cache is a critical shared resource on CMT and that an insufficient amount of L2 cache can undermine the ability to hide memory latency on these ...
متن کاملA Hardware Multithreaded SpMV Kernel for the Convey HC-2ex
Applications exhibiting irregular behavior through poor memory locality have been a constant challenge for high-performance computing. Architectures supporting hardware multithreading (e.g. Tera MTA and Cray XMT) have been shown to deliver superior performance on such applications by masking memory latency. FPGAs have outperformed traditional architectures on applications that exhibit very larg...
متن کاملEffects of Multithreading on Cache Performance
ÐAs the performance gap between processor and memory grows, memory latency becomes a major bottleneck in achieving high processor utilization. Multithreading has emerged as one of the most promising and exciting techniques used to tolerate memory latency by exploiting thread-level parallelism. The question, however, remains as to how effective multithreading is on tolerating memory latency. The...
متن کاملThe Use of Multithreaded Processors in DASH
DASH is a scalable shared memory multiprocessor architecture which employs directory based cache coherence. Due to the physical distribution of the memory in DASH, there is potential for long memory latency. Although a number of latency reducing and hiding techniques such caching, a weaker memory consistency model, and pre-fetching are employed by DASH, the use of Multithreaded processors is no...
متن کامل